A cell-based 5-MHz on-chip clock generator for smart sensing applications is presented. By exploiting relative reference modeling, our proposed design can dynamically track both voltage and temperature variations after four-point chip calibrations. The proposed on-chip clock generator is fabricated using a 90-nm CMOS process, the frequency stability is 160 ppm/
Introduction
In recent years, many studies have been devoted to designing on-chip oscillators with a constant frequency over process, voltage, and temperature (PVT) variations. Fully integrated CMOS-compatible on-chip oscillators that replace quartz crystal oscillators are required for low-cost and low-power wireless and biomedical sensors. In addition, on-chip oscillators should be low-jitter and fast-settling in order to provide a stable reference clock for the system with PVT variations.
Most current on-chip oscillators [6, 7, [9] [10] [11] [12] [13] [16] [17] [18] [19] [20] 22, 23] need to perform one-point or multipoint RC trimming or circuit calibration to adjust their center frequency. For example, without calibration and trimming techniques, a 30-MHz on-chip oscillator [4] and a 6.66-kHz on-chip oscillator [8] have maximum 10% and 3.2% frequency errors, respectively, with only process variations. In addition, a special R trimming procedure is required to cancel the temperature coefficient of the reference voltage generator in the oscillators [6, 7, [16] [17] [18] [19] [20] . However, the opposite sign temperature coefficient resistors are not usually available in advanced CMOS processes. In addition, a trade-off exists between the trimming cost and output frequency error. Considerable measurements are necessary in the batch trimming or calibration process, and the trimming or calibration cost can make these on-chip oscillators even more expensive than crystal oscillators.
The frequency compensation loop involving a temperature sensor in [9] and [11] has a relatively long settling time due to the low conversion rate of the temperature sensor. In addition, the temperature sensor is easily affected by voltage variations and causes large frequency errors, and the high-order polynomial compensation discussed in [9] and [11] also increases the area cost of the on-chip oscillators. An integrated bandgap regulator can reduce the frequency error of on-chip oscillators with voltage variations. However, the bandgap regulator could occupy about 50%-70% of the area of the integrated oscillator [1, 17, 21] and the bandgap regulator requires one or two extra point trimming process.
In [13] , the ratio of the propagation delay times between two delay cells is called the delay ratio. Relative reference modeling (RRM) that uses the delay ratio to estimate the absolute value of the gate delay under PVT variations was proposed in [13] . Subsequently, an all-digital approach was proposed to compute the control code for the oscillator to produce the target frequency under PVT variations. In this paper, a cell-based, low-jitter, fast-settling 5-MHz on-chip clock generator using RRM is proposed. As compared to [13] , the voltage effects and temperature effects are separated in the proposed design. Therefore, the required calibration points can be reduced to four points with the proposed linear interpolation and extrapolation approaches, and the proposed high resolution digitally controlled oscillator (DCO) also reduces the output frequency error.
The rest of this paper is organized as follows: Section 2 introduces the architecture of the RRM-oscillator. Section 3 shows the experimental results of the test chip and compares the performance with previous works. Finally, Section 4 concludes this work. Figure 1 shows the block diagram of the proposed RRM-oscillator. The proposed design consists of a delay ratio estimator (DRE), a temperature and voltage classifier, a linear calculator, and a DCO. After chip fabrication, the proposed RRM-oscillator needs to be calibrated at four calibration points. The required coefficients, R1 det (V n ), R2 det (T j ), a(V n ), and b(V n ), where n = 1 to 9 and j = 1 to 4, and COARSE CODE can then be calculated in the off-chip process. Subsequently, these coefficients are input to initialize the proposed RRM-oscillator. After chip calibration, the RRM-oscillator is ready to generate the desired output frequency. When the operating voltage and temperature of the RRM-oscillator are changed, the RRM-oscillator uses the delay ratios to determine the current operating voltage and temperature of the chip. The temperature and voltage classifier can then use delay ratios to choose the suitable coefficients for the linear calculator. Subsequently, the linear calculator uses the linear equation to calculate the DCO control code (fine code) for the DCO. Finally, the proposed RRM-oscillator can keep the constant frequency output with PVT variations. In this paper, the desired target frequency of the RRM-oscillator is 5 MHz over 0
Proposed RRM-oscillator architecture
• C to 75
• C and 0.9 V to 1.1 V. Figure 2 shows the architecture of the proposed DCO. The DCO consists of a coarse-tuning stage and a fine-tuning stage implemented with compared delay cells 2 (CDC2s) and lattice delay units (LDUs), respectively. The output of the ring oscillator triggers the DCO counter, and whenever the output value of the DCO counter (DCO CN T ) equals the input coarse-tuning control code (COARSE CODE), the signal cdc in is set to high. As shown in Figure 2 , whenever the reset signal is set to high, the signal cdc in is set to low and the signal cdc out is set to high. Then the coarse-tuning control code determines when the signal cdc in is set to high. Subsequently, as shown in Figure 3 , when cdc in and cdc out are both set to high, the signal cdc out is set to low after the delay time provided by the fine-tuning stage. Then, after the same fine-tuning delay time, the cdc out is set to high again. The rising transition of the signal cdc out triggers the D-flip/flop and the signal reset is set to high again to clear the DCO counter and change the state of the output (F OU T ). Therefore, the half cycle time of the output (F OU T ) is composed of the delay time of the coarse-tuning stage and the two times delay time of the fine-tuning stage. Thus, the output frequency of the DCO (F OU T ) can be expressed as in Eq.
(1), where P OSC (V,T) is the period of the ring oscillator, F IN T (V,T) is the intrinsic delay of the fine-tuning delay stage, COARSE is the coarse-tuning control code, and fine is the fine-tuning control code. In addition, F IN T is equal to 1.5 times D LDU (V,T). On the basis of Eq. (1), at calibration points, the DCO control code (fine code and COARSE CODE) for generating the target frequency (i.e. 5 MHz) can be calculated.
(1) Figure 4 shows the proposed DRE for computing the delay ratios: R1(V,T) and R2(V,T). In Figure 4 , CDC1 refers to the compared delay cell 1, CDC2 refers to the compared delay cell 2, and RDC refers to the reference delay cell. where n = 1 to 9 and j = 1 to 4, we set the coarse-tuning control code (COARSE CODE) of the DCO to any value and then we can measure the periods of the DCO output with fine code set to 9'd0 and 9'd511, respectively. From the measured DCO periods, the fine-tuning resolution of the DCO (D LDU (P,V,T)) and the coarse-tuning resolution (P OSC (P,V,T)) of the DCO can be calculated. Next, the coarse-tuning control code (COARSE CODE) can be determined, and the fine-tuning control code (fine code) to generate the desired 5-MHz output frequency can be calculated according to Eq. (1). In the design of the DRE, CDC2 and RDC are chosen so that R2(V, Tj) curves are nonoverlapping at different temperatures T j . For example, as illustrated in Figure 6 , the maximum value of R2(V,T) at T 4 should be smaller than the minimum value of R2(V,T) at T 3 . In the proposed DCO shown in Figure 2 , both voltage and temperature variations affect the oscillation frequency of the ring oscillator. Therefore, the fine code of the proposed DCO will be automatically adjusted according to variations in voltage and temperature. However, as shown in Figure 7 , voltage variations have more impact on the output frequency than temperature variations.
The chip calibration flow for the proposed RRM-oscillator is explained as follows. As shown in Figure  5 As shown in Figure 6 , the measured values of R2(V,T) at the same calibration points of (0.95 V, 25 are applied to compute a(V n ) and b(V n ), where n = 1 to 9. Then these coefficients, R1 det (V n ), R2 det (T j ), a(V n ), and b(V n ) , are input to initialize the proposed RRM-oscillator.
As shown in Figure 1 are close to the current delay ratios output by the DRE, and the slope and intercept of the linear calculator will be changed accordingly. Therefore, the fine code of the DCO can be adjusted to keep the constant output frequency with PVT variations.
As shown in 
Experimental results
The proposed RRM-oscillator is implemented using a standard performance 90-nm CMOS process. A microphotograph of the test chip is shown in Figure 8 . In the test chip, the coefficient register block is used to store the Figure 9 shows the measured output frequency of the proposed RRM-oscillator in three samples. The maximum frequency error with PVT variations is smaller than 1.47%. Figure 10 shows the period jitter measurement results of the proposed RRM-oscillator at (1.0 V, 25
• C). The root-mean-square jitter and peakto-peak jitter are 23.8 ps and 153.4 ps, respectively. The proposed RRM-oscillator has relatively small jitter compared to current on-chip oscillators. The Table shows that the proposed RRM-oscillator has a relatively fast settling time for quickly tracking and adjusting to voltage and temperature variations. The cell-based design approach also makes the RRMoscillator more portable than other types of on-chip oscillators. Although the oscillator in [6] has a relatively small voltage coefficient, the small residual reference voltage error after the trimming process can greatly increase frequency error. In addition, the high resolution trimming process will increase the cost in mass production. Moreover, as compared to [13] , the proposed high resolution DCO also reduces the jitter of the output clock. The proposed RRM-oscillator only needs to perform four-point calibrations, and it is more suitable for mass production. By recording the values of R1(V,T) and R2(V,T) at four calibration points and computing the required coefficients in the off-chip process, the proposed RRM-oscillator can maintain constant frequency output within ranges of 0.9 V to 1.1 V and 0
• C to 75 • C. 
Conclusion
In this paper, we presented a cell-based 5-MHz on-chip clock generator using RRM. The proposed RRMoscillator uses delay ratios R1(V,T) and R2(V,T) to determine the operation voltage and temperature at chip run time. Subsequently, the linear calculator of the RRM-oscillator will use the suitable slope and intercept value to compute the DCO control code needed for the DCO to produce a 5-MHz output frequency. Therefore, the frequency error of the RRM-oscillator with PVT variations can be significantly reduced by a linear equationbased compensation approach. The proposed design can be implemented by standard cells and is suitable for low-power and low-cost system-on-a-chip applications.
